SP 0 7 2004
Attorney's Docket No. 004363.P005C

Daw

**PATENT** 

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of:

David M. Colleran

Application No.: 10/810,444

Filed:

March 26, 2004

For: Automatic Phase Lock Loop Design

**Using Geometric Programming** 

Examiner: Not Yet Assigned

Art Unit: Not Yet Assigned

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

### **INFORMATION DISCLOSURE STATEMENT**

Sir:

Enclosed is a copy of Information Disclosure Citation Form PTO-1449 or PTO/SB/08 together with copies of the documents cited on that form, except for copies not required to be submitted (e.g., copies of U.S. patents and U.S. published patent applications need not be enclosed for applications filed after June 30, 2003). It is respectfully requested that the cited documents be considered and that the enclosed copy of Information Disclosure Citation Form PTO-1449 or PTO/SB/08 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450 on 9-2-61 (Date of Deposit)

(Typed or printed name of person mailing correspondence)

(Signature of person mailing correspondence)

Application No.: 10/810,444 - 1 - Docket No.: 004363.P005C

Pursuant to 37 C.F.R. § 1.97, the submission of this Information

Disclosure Statement is not to be construed as a representation that a search

has been made and is not to be construed as an admission that the information

cited in this statement is material to patentability.

Pursuant to 37 C.F.R. § 1.97, this Information Disclosure Statement is being submitted under one of the following (as indicated by an "X" to the left of the appropriate paragraph):

X	37 C.F.R. §1.97(b).
	37 C.F.R. §1.97(c). If so, then enclosed with this Information Disclosure Statement is one of the following:
	A statement pursuant to 37 C.F.R. §1.97(e) or
	A check for \$180.00 for the fee under 37 C.F.R. § 1.17(p).
	37 C.F.R. §1.97(d). If so, then enclosed with this Information Disclosure Statement are the following:
	(1) A statement pursuant to 37 C.F.R. §1.97(e); and

(2) A check for \$180.00 for the fee under 37 C.F.R. §1.17(p) for submission of the Information Disclosure Statement.

If there are any additional charges, please charge Deposit Account No. 02-2666.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: 9/2, 2004

Chui-Kiu Teresa Work

Reg. No. 48,042

12400 Wilshire Blvd. Seventh Floor Los Angeles, CA 90025 (408) 720-8300

Application No.: 10/810,444 - 2 - Docket No.: 004363.P005C

Substitute	for Form 1449	/PTO		OIPE	Complete if	Known				
	INFOR	ΛΛΔ	TION DISCLOSUR	Application Number	10/810,444					
					Filing Date	March 26, 2004				
	STATE	EME	ENT BY APPLICAN	T SEP 0 7 2004	"First Named Inventor:	David M. Colleran				
		(use as	s many sheets as necessary)		Art Unit	Not Yet Assigned				
				2 Personal Property of the Parket of the Par	Examiner Name	Not Yet Assigned				
Sheet	1		of	3	Attorney Docket Number	004363.P005C				
	U.S. PATENT DOCUMENTS									
Cupminas	Cite No.1		C.C. TATEN	Publication Date	Name of Patentee or	Pages, Columns, Lines,				
Examiner	Cite No.		Degument Number							
Initials*			Document Number	MM-DD-YYYY	Applicant of Cited Document	Where Relevant				
		Num	ber-Kind Code <sup>2</sup> (If known)			Passages or Relevant Figures Appear				
	j	Num	Del-Mila Code (ii kilowii)			l igaics Appear				
		US-	6,578,179 B2	06-10-2003	Shirotori, et al.					
		US-	6,574,786 B1	06-03-2003	Pohlenz, et al.					
		US-	6,539,533 B1	03-25-2003	Brown, III et al.					
		US-	6,581,188	06-17-2003	Hosomi, et al.					
		US-	6,311,315	10-30-2001	Tamaki					
		US-	6,002,860	12-14-1999	Voinigescu, et al.					
		US-	5,754,826	05-19-1998	Gamal, et al.					
		US-	5,633,807	05-27-1997	Fishburn, et al.					
		US-	5,055,716	10-08-1991	El Gamel					
		US-	5,289,021	02-22-1994	El Gamel					
		US-								
		US-								
		US-								
		US-								
		US-								

FOREIGN PATENT DOCUMENTS									
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document  Country Code <sup>3</sup> Number <sup>4</sup> Kind Code <sup>5</sup> (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T°			

	4 Table 1 Tabl
Examiner	Date Considered
Signature	

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. <sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>See Kinds Codes of USPTO Patent Documents at <a href="www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup>For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language translation is attached.

SEP 0 7 2004

#### Substitute for Form 1449/PTO

## INFORMATION DISCLÓSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Complete if Known				
Application Number	10/810,444			
Filing Date	March 26, 2004			
First Named Inventor:	David M. Colleran			
Art Unit	Not Yet Assigned			
Examiner Name	Not Yet Assigned			
Attangue Doublet Niverbox 0042 (2 P005C)				

Sheet	2		of 3			Attorney Docke	et Number	004363.P005C	
			NC	N PA	TENT LIT	ERATURE DO	CUMENTS		
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published						T <sup>2</sup>	
		Proceed		IEEE/	ACM Inter	national Confe		np Synthesis" 8 pages, omputer Aided Design	
		HERSH	ENSON, M	l., et al	l., "Posyno	mial models fo	or MOSFETS	s" 9 pages, July 7, 1998.	
								ethodology for Analog ircuits Conference.	
-		CHAVEZ 1993.	Z, J., et al,	"Analo	g Design	Optimization: A	A Case Stud	y" 3 pages, IEEE, January	
			d Annealir					d on Symbolic Simulation and te Circuits, Vol. 25, No. 3,	
			RN, J, et a 328, IEEE,			synomial Progr	ramming Ap	proach to Transistor Sizing"	
<u>,</u>		Circuits"		, IEEĒ	Transacti	ons Ön Compı		Selection of Cell-Level Analog design Of Integrated Circuits	
								Based On Manipulation Of rated Circuits Conference.	
						nt Polynomial a d Applied mat		n Convex Programming" 8	
			H.Z., et al., Synthesis"				n with Multi-	Molecule: an Approach to	
			D.F., et al. ic Publishe		ulated Ann	ealing For VLS	SI Design" (	pages, 1998, Kulwer	

Examiner	Date
Signature	Considered

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&#</sup>x27;Applicant's unique citation designation number (optional). <sup>2</sup>Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

SEP 0 7 2004

# Substitute for Form 1449/PTO INFORMATION DISCLOSURE

STATEMENT BY APPLICANT

(use as many sheets as necessary)

Complete if Known

Application Number 10/810,444

Filing Date March 26, 2004

First Named Inventor: David M. Colleran

Art Unit Not Yet Assigned

Examiner Name Not Yet Assigned

Sheet	de d				004363.P005C			
				NON PATENT LIT	ERATURE DOCUMENTS			
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published						
					evel Analog Circuits Using Cournal of Solid-State Circuits, V			
		273-29 Vol. 15	5, IEEE <sup>-</sup> , No. 3, N	Fransactions on Co March 1996.	High –Performance Analog Ci mputer-Aided Design of Integr			
					Point Methods" pp. 1-3, Printed August 19, 1998.			
				"Optimization-Bas ol. 23, No. 2, April	ed Transistor Sizing" pp. 400-4 1998.	408, IEEE Journal of Solid-		
		WRIGHT, S., "Primal-Dual Interior-Point Methods" 14 pages, 1997, Society for Industrial and Applied Mathematics.						
		VAN LAARHOVEN, P.J.M., et al., "Simulated Annealing: Theory and Applications" 26 pages, 1987, Kulwer Academic Publishers.						
	HERSHENSON, M., et al., "CMOS Operational Amplifier Design and Optimization via Geometric Programming" pp. 1-4, Analog Integrated Circuits, Stanford University.  AGUIRRE, M.A., et al., "Analog Design Optimization by means of a Tabu Search Approach" pp. 375-378.  MEDEIRO, F., et al., "A Statistical Optimization-Based Approach for Automated Sizing of Analog Cells", pp. 594-597, Dept. of Analog Circuit Design.							
	SPATNEKAR, S., "Wire Sizing as a Convex Optimization Problem: Exploring the Area- Delay Tradeoff" 27 pages, Dept. of Electrical and Computer Engineering.							
SU, H., et al., "Statistical Constrained Optimization of Analog MOS Circuits Using Performance Models" pp. 133-136.						S Circuits Using Empirical		
		VASSI Driven	er System Designed Using a T	op-Down, Constraint-				
	SAPATNEKAR, S, et al., "An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization" 35 pages.							

Examiner	Date
Signature	Considered

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.